

(21) Application No 7941539
(22) Date of filing 1 Dec 1979
(43) Application published
17 Jun 1981
(51) INT CL³
H04L 25/02
(52) Domestic classification
H4P X
(56) Documents cited
None
(58) Field of search
H4P
(71) Applicants
British Aerospace,
Brooklands Road,
Weybridge,
Surrey,
KT13 0SJ.
(72) Inventors
David Ian Larkman
(74) Agents
British Aerospace,
Corporate Patents Dept.,
Brooklands Rd.,
Weybridge,
Surrey,
KT13 0SJ.

(54) Data communication systems

(57) In a data communication system where a user is connected to a common highway via an interface circuit including an isolating transformer 25, the interface circuit includes a transistorised push-pull reversing switch (16, 17, 20, 21) for converting data to be transmitted to the highway to a bipolar drive for the transformer hence allowing more efficient use of the transformer. The data reception mode is detected by gates 29 and 30 which initiate, via VMOS switches 26, 27, isolation of the reversing switch to avoid interaction thereof with the received waveform.





Fig. 2.

GB 2 064 918 A

*Fig.1.*




Fig. 2.

SPECIFICATION

Data communication systems and interface circuits for use in such systems

5 This invention relates to data communications systems in which data is transferred between stations of the system by way of a common data highway. The invention further relates to an interface circuit for
10 interfacing a data transmitting station of the system to the data highway.

A data communication system, for example an information system for an aircraft, may comprise a plurality of sub-systems or stations between which
15 data is transferred, *via* a common data highway, in the form of multiplexed serial digital signals. When used in certain fields of use, particularly aircraft, such systems may have to meet fairly stringent performance specifications laid down by the author-
20 ities controlling that field. Thus, standards may be set regarding the purity of the waveform of the signal applied to the data highway and regarding adverse interactions between the stations of the system and the highway. These standards may thus
25 affect the design of circuits which interface the stations and the highway.

According to one aspect of the invention there is provided an interface circuit, for use in a data communication system wherein data is transferred
30 between stations of the system by way of a common data highway, the interface circuit being for interfacing a data transmitting station of the system to the highway and comprising:-

input means for connection to receive signals from
35 the transmitting station,
a transformer for connection to said highway,
reversing switch means which is connected between said input means and said transformer and which is operable, in dependence upon the level of a
40 signal received *via* said input means, to cause current to flow in one or the opposite direction through a winding of the transformer, and
isolating switch means connected to said input means and operable in response to a control signal
45 received *via* said input means for disconnecting said transformer winding from said reversing switch means.

According to another aspect of the invention, there is provided a data communication system including
50 a common data highway for transferring data, a data transmitting station and an interface circuit as described above connected between the data transmitting station and the data highway.

For a better understanding of the invention and to show how the same may be carried into effect, reference will now be made, by way of example, to the accompanying drawings in which:-

Figure 1 is a diagram illustrating the layout of a data communication system of the kind to which the
60 invention relates, and

Figure 2 shows part of a remote terminal of a data communication system and a circuit for interfacing the terminal to a data highway.

As shown in *Figure 1*, a data communications
65 system for use, for example, in the information

system of an aircraft may comprise a series of stations between which data is to be transferred in the form of multiplexed serial logic signals by way of a common highway or bus 5. The cable forming the highway 5 may be duplicated to give any desired level of redundancy as shown by the dashed lines 6. The system will normally include a terminal 1 which controls or initiates the transfer of data along the data highway and which is often called a "Bus controller". Each subsystem, *i.e.* each device or functional unit of the system to and or from which data is to be transferred by way of the highway, is connected to the highway by way of a "remote terminal" which has the function of properly inter-
70 facing the subsystem to the data highway. The remote terminal may be comprised as a separate unit which is connected between the subsystem and the highway, the subsystem 2 and the remote terminal 3 being arranged in this way in *Figure 1*, or
75 the elements of the remote terminal may be incorporated into the subsystem to form a combined unit such as the unit 4.

In the *Figure*, only two subsystems are shown but it will be appreciated that there may well be several
80 more such subsystems, even a large number, all connected to the same data highway. A practical system might also include other elements (not shown), for example a special terminal which monitors and records data appearing on the highway.

The remote terminals of the system ensure that the data is sent out to the highway in the digital signal code and word format chosen for the system. By way of example, the code chosen might be the "Manchester II biphasic level" in which a logic one
85 comprises a positive pulse followed by a negative pulse and a logic zero comprises a negative pulse followed by a positive pulse.

Figure 2 shows the output stage 7 of a remote terminal, which is operable both to receive and to transmit data *via* the highway 6 (not shown in *Figure 2*), and an interface circuit for ensuring the trans-
90 mission of well shaped code pulses to the highway whilst lessening any disadvantageous interactions between the terminal and the highway.

The output stage 7 comprises an encoder/decoder which may be in the form of an integrated microcircuit and which encodes the data received *via* other terminal stages (not shown). The encoded data appears as conjugate pulses at the output terminals
95 8 and 9 of the encoder. At any instant, while data is being transmitted, one of the inputs 8 and 9 will be "high" while the other is low, which one is high and which one is low being dependent upon whether a "high" or a "low" digital signal level is to be transmitted. The "high" and "low" digital signal levels may or may not correspond to logic values "1" and "0" respectively of the data code. For example, if the chosen code is the aforementioned Manchester II bi-phase level, in which either logic value comprises both a "high" and a "low" digital level, there will not be such correspondence.

The pulses at the terminals 8 and 9 are applied to the inputs of respective active gating circuits 12 and 13 which act as buffer amplifiers. The pulses from
100 the circuit 12 are fed *via* respective inverting ampli-

fiers 14 and 15 to the base terminals of two transistors 16 and 17 while the pulses from the circuit 13 are fed *via* respective inverting amplifiers 18 and 19 to the base terminals of two transistors 20 and 21. The transistors 16 and 20 have their collector/emitter paths connected in series between a positive voltage supply line + V and a ground supply conductor 0 of the interface circuit and, suitably biased by resistors 22 and 23 and capacitor 24, the two transistors form a first push-pull switch having a first switching state, in which the transistor 16 is turned on by the low output of circuit 12 acting *via* inverter 14 while the transistor 20 is turned off by the converse output of circuit 13 acting *via* inverter 18, and a second switching state in which the individual transistor states are reversed, *i.e.* transistor 16 is off while transistor 20 is on. Thus, while the switch is in its first state, the interconnection point between the transistors 16 and 20 is connected to the ground supply conductor while, in the second state, this interconnection point is connected to the positive supply conductor + V. The two transistors 17 and 21 are connected to form a second push-pull switch similar to the first but, because of the way in which the circuits 12 and 13 are connected to the transistors 17 and 21, when data is being transmitted the second transistor switch is always in its second switching state when the first switch is in its first state and *vice versa*.

The two ends of a winding 25a of an isolating transformer 25, of which another winding 25b is connected to the data highway, are connected to the interconnection points between the two transistors of the first and second switches respectively, in one case directly and, in the other case, *via* an isolating switch in the form of two VMOS switches 26 and 27 connected in series and "back-to-back". While data is being transmitted, the switches 26 and 27 are both conductive. Thus, during such transmission, the two ends of the transformer winding 25a are connected to respective ones of the positive and ground supply conductors + V and 0, which end is connected to which conductor, and hence the direction of current flow through the winding, being dependent upon which of the two transistor switches formed by transistors 16, 17, 20 and 21 is in its first switching state and which is in its second state, and hence also upon whether a "high" or a "low" digital signal level is being issued by the output stage 7 of the terminal.

Hence the digital signals forming the data to be transmitted are applied to the data highway by providing a bipolar drive to the transformer 25, which drive thus makes use of both sides of the hysteresis loop of the transformer and enables it to be smaller than would be the case if a unipolar drive were provided.

In order to give any desired lengthening of the rise and fall times of the pulses applied to the transformer, a capacitor 28 may be connected between the transistor interconnection points of the two transistor switches.

When data is to be received by the terminal, the first and second switches are disconnected from the transformer to ensure that there is no adverse interaction between the switches and the received

waveform. This function is carried out by the isolating switch formed of the two VMOS switches 26 and 27. Such switches have a low "on" resistance and so have little effect on the waveform of the signal applied to the transformer when data is being transmitted. When "off", such switches act as diodes and this is why, here, two of them are used connected back-to-back. When data is to be received, the two outputs 8 and 9 of the encoder/decoder both supply a "high" digital signal level. As a result, all of the transistors 16, 17, 20 and 21 are turned off. The outputs of the two gating circuits 12 and 13 are additionally connected to respective inputs of each of two "And" gates 29 and 30 of which the outputs are connected *via* respective arrangements of transistors 31, 32 and 33, 34, with associated biasing and current limiting resistors 35 to 39, to the source terminals of respective ones of the two VMOS switches 26 and 27. When encoder/decoder outputs 8 and 9 are both high, the gates 29 and 30 give output signals which, *via* the transistors 31 and 33, cause the transistors 32 and 34 to become conductive hence connecting the gate and source terminals of the two VMOS switches 26 and 27 to a negative supply conductor -V of the circuit. The VMOS switches are thus turned off. In addition, any drive leakage current passing therethrough is shunted to the negative conductor thus improving the isolation afforded by the switches. The data signals received from the data highway pass to two data input terminals of the encoder/decoder, which terminals are connected directly to respective ends of the transformer winding 25a.

The inputs of the gates 12 and 13 are connected *via* resistors 10 and 11 to a positive voltage source +V'. These resistors merely ensure that should the encoder/decoder 7 be inadvertently disconnected from the gates, the gates receive input potentials which result in the transistors 16, 17 and 20, 21 being made non-conductive.

The winding 25b of the transformer 25 may be connected as desired to the data highway, for example in either of the two known ways which have been deemed acceptable for aircraft systems. In one of these, the two ends of the winding 25b are simply connected *via* two isolating resistors to the two wires of the cable forming the data highway. In the other, a coupling transformer is interposed between the transformer 25 and the highway.

Using the interface circuit shown in Figure 2, it will be appreciated that, in addition to the fact that the transformer 25 is used more efficiently than would be the case if it were provided with a unipolar drive, any deviation from an ideal zero crossing point of the transmitted digital signals is dependent upon any differences between the turn-on times of the transistors 16, 17, 20 and 21 and not, as might be the case with other simpler circuits, upon the possibly much larger difference between the turn-on and the turn-off times of any one transistor.

CLAIMS

1. An interface circuit, for use in a data communication system wherein data is transferred between

stations of the system by way of a common data highway, the interface circuit being for interfacing a data transmitting station of the system to the highway and comprising:-

- 5 input means for connection to receive signals from the transmitting station,
a transformer for connection to said highway,
reversing switch means which is connected between said input means and said transformer and
10 which is operable, in dependence upon the level of a signal received *via* said input means, to cause current to flow in one or the opposite direction through a winding of the transformer, and
isolating switch means connected to said input
15 means and operable in response to a control signal received *via* said input means for disconnecting said transformer winding from said reversing switch means.

2. An interface circuit according to claim 1,
20 wherein said reversing switch means comprises a transistor switch circuit for providing a push-pull drive to said transformer winding.

3. An interface circuit according to claim 2,
wherein the circuit includes two conductor portions
25 for receiving respective electrical supply potentials during use of the circuit and wherein said reversing switch means comprises first and second transistor switches connected to respective ends of said winding and to said two conductor portions, each switch
30 having first and second switching states in which the corresponding end of said winding becomes connected to one and the other of the two conductor portions respectively, the reversing switch means further comprising drive means for causing the first
35 and second transistor switches to enter the first and second states respectively and, alternatively, for causing the first and second transistor switches to enter the second and first states respectively, in dependence upon said level of said received data
40 signal.

4. An interface circuit according to claim 3,
wherein each of the first and second transistor switches comprises two transistors of which the collector to emitter paths are connected in series
45 between said two conductor portions, the point of connection between the two transistors being connected to the respective end of said winding.

5. An interface circuit according to any preceding claim, including a capacitor connected to said reversing switch means for lengthening the rise and
50 fall times of data signals applied to said highway.

6. An interface circuit according to any preceding claim, wherein said isolating switch means comprises a semiconductor switch connected between one
55 end of said transformer winding and said reversing switch means.

7. An interface circuit according to claim 6,
wherein said isolating switch means comprises a series, back to back arrangement of two VMOS
60 switches.

8. An interface circuit according to any preceding claim, wherein said input means comprises two input terminals for receiving conjugate signal levels representative of said data from said transmitting
65 station and the interface circuit includes control

means for sensing the presence of identical signal levels at the two input terminals and for then causing the isolating switch means to disconnect said transformer winding from said reversing switch means.

- 70 9. An interface circuit, for use in a data communication system wherein data is transferred between system stations by way of common data highway, the interface circuit being for interfacing a data transmitting station of the system to the highway and being substantially as hereinbefore described with reference to Figure 2 of the accompanying drawings.

10. A data communication system including a common data highway for transferring data, a data
80 transmitting station and an interface circuit according to any preceding claim connected between the data transmitting station and the data highway.

11. A system according to claim 10, wherein the data transmitting station is further operable for
85 receiving data from the data highway and comprises, for receiving such data, an input connected directly to said transformer winding.

12. A data communication system substantially as hereinbefore described with reference to the
90 accompanying drawings.

Printed for Her Majesty's Stationery Office by Croydon Printing Company Limited, Croydon, Surrey, 1981.
Published by The Patent Office, 25 Southampton Buildings, London, WC2A 1AY, from which copies may be obtained.